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The error probability at a node of a digital circuit exposed to thermal noise agitation is investigated
and the minimal dissipation–reliability relation for practical electronic circuits is derived. The
digital circuit is modeled by an inverter chain with ideal transfer characteristics, and the error
probability due to spurious data transfer caused by the thermal noise fluctuation is evaluated as a
function of the node switching energy. The maximal error probability at each node allowed by the
reliability requirement of the total system leads us to the minimal node energy dissipated per logical
switching, which amounts to around 12 eV in the future 1010 gate system operated at a 10 GHz clock
rate with a 104 FIT level reliability. In view of the device size-scaling trend of large-scale integrated
circuits, the minimal node energy is expected to be reached at a feature size of 10–20 nm. © 1998
American Institute of Physics. @S0021-8979~98!07810-4#I. INTRODUCTION
The downsizing of devices in metal–oxide–
semiconductor ~MOS! large-scale integrated circuits ~LSIs!
has continually evolved so that a gigascale integration of the
tens-of-nanometer-size device will be achieved at the begin-
ning of the next century. The scaling limit of the device size
is discussed in various aspects of technology,1,2 but no clear
boundary has so far been pointed out.
What is the minimal energy for an information process-
ing system to carry out a logic operation? This is an old, and
yet a new question. A large quantity of discussion has been
carried out, mainly, from the fundamental point of view with
the use of conceptual devices.3,1 But the discussion based on
realistic circuit systems has been little presented, although
the device size is approaching the scaling limit.
In principle, dissipation-less computing is possible as is
shown by Bennett.4 In a computer that consists of a ‘‘revers-
ible logic gate,’’ 5 where information is not discarded in the
process of logical switching and the input information is gen-
erated from the output information by reversely driving the
gate, the forward flow of logic operation and the backward
one can be made in a state of equilibrium without dissipation
when not driven. Introduction of a potential slope will drive
the system forward to yield the output, at the same time
causing dissipation of energy corresponding to the potential
difference between the input and the output of the system.
The slope can be made arbitrarily small by use of a small
driving force, at the expense of slow computation. The re-
quired dissipation can be made infinitesimal, but not zero.
The logic operation in a realistic computing system shows
completely different aspects. We need to obtain the correct
result at the output terminal of the system when we check
there after a passage of definite time. The error probability of
the result, which should be extremely small, may depend on
the force to drive the system toward the correct direction
resisting the thermal agitation. An infinitesimal dissipation is
a!Electronic mail:natori@hermes.esys.tsukuba.ac.jp5010021-8979/98/83(10)/5019/6/$15.00
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quantity of energy may be necessary to get a solution within
a certain period with the required reliability.
A realistic computing system usually consists of irre-
versible logic gates; a part of information unnecessary for
succeeding progression is discarded at the logic gate and
only the necessary part is transferred. These information re-
duction processes are shown to bring about an energy dissi-
pation of order kT per logical step,6 where k is the Boltz-
mann constant and T the temperature. The entropy increase
accompanied by the irreversible process brings about that
amount of dissipation. Keyes and Landauer7 showed that the
dissipation is kT ln 2, assuming a infinitely slow operation in
their time-modulated potential-well model. The dissipation–
reliability problem has also been discussed. In his negent-
ropy discussion, Brillouin8 showed that with use of a specific
harmonic oscillator model the entropy increase DS5k ln r is
inevitable in a measurement operation resisting thermal agi-
tation. r is the reliability of the result defined by the inverse
of the error probability. The minimal entropy increase corre-
sponding to the maximal error probability 1/2 is given by
k ln 2. Neyman9 argued that the elementary logic operation
may be considered as the elementary measurement of a bi-
nary quantity and extended the above result to DE
>kT ln rDI, where the energy dissipation of the digital in-
formation processing per unit information quantity is ex-
pressed by DE/DI . A more reliable result requires a larger
dissipation. Landauer and Woo10 also recognized a similar
trade-off suggested by Neyman under restricted conditions in
their time-modulated viscous potential-well model operated
at arbitrary velocity.
This paper discusses the dissipation–reliability problem
of an electronic digital system. The discussion does not deal
with the fundamental problem in terms of the conceptual
device but applies to the practical electronic circuits, and the
minimal dissipation-error probability relation for the system
is presented. In Sec. II, we first discuss the model for the unit
of logic operation in electronic circuits, then analyze the
thermal noise at the circuit node, and finally show the mini-9 © 1998 American Institute of Physics
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ity of the whole system. Section III is the discussion and Sec.
IV is the conclusion.
II. ANALYSIS
A. Modeling of a digital circuit
As an example of the digital circuit, we take up a
complementary metal–oxide–semiconductor ~CMOS! in-
verter chain shown in Fig. 1. Any logic gate in a digital
circuit can be represented by an inverter in the present dis-
cussion without loss of generality. The circuit node is
charged up and discharged by metal–oxide–semiconductor
field–effect transistors ~MOSFETs! and is clamped to an ex-
ternal potential level outside the transition time. MOSFET’s
are regarded as effective resistors whose resistance is con-
trolled by the input signal fed to the gate electrode. We take
up an inverter whose input is tied to the node N , output has
a capacitance Co , and both the load and the driver have a
common effective on-resistance Ro . The input node N has
the capacitance Ci , and is connected to the other pair of the
load and driver with the common effective on-resistance Ri .
We assume an ideal transfer characteristic curve for these
inverters as is shown in Fig. 2. When the input potential level
is less than V/2, where V is the supply voltage, the output is
V , while the output changes to 0 if the input is raised over
V/2. The potential level of the node N changes in response to
the transition of the previous node, and is clamped to either
the supply voltage or ground ~GND! level for most of the
time except for a short switching time. All the while, the
level suffers from the perpetual level fluctuation denoted by
v due to the thermal noise. First, let us take up a circuit node
statically retaining the data being clamped to a potential
level. When a large fluctuation with v.V/2 (v,2V/2) con-
tinues in the node clamped to GND ~supply voltage! for a
FIG. 1. A part of a CMOS inverter chain that is a representative of the
digital circuit. Further, the MOS transistors are regarded as effective resis-
tors Ri and Ro whose resistance is controlled by the gate potential. The
circuit nodes have node capacitances Ci and Co .
FIG. 2. The ideal transfer characteristics of a CMOS inverter. The threshold
voltage is at one-half of the supply voltage.Downloaded 16 Apr 2007 to 130.158.56.189. Redistribution subject ttime longer than the time constant RoCo of the inverter, a
spurious level change is transferred to the next node. The
return to the correct level with uvu,V/2 in the next phase
may sometimes succeed in suppression of the error spread-
ing, but a circuit error results if the preceding spurious data
transfer slips through. We define, here, the spurious data
transfer to the next node as the generation of a circuit error.
Next, we consider a circuit node at the moment of logical
switching. The node is expected to perform the operation at a
given instant within a period comparable to the time constant
of the gate, which is tightly designed along the critical path
of the signal flow to achieve high-speed operation. In this
case also, a large fluctuation with v.V/2 (v,2V/2) that is
superimposed on the normal level transition, and that contin-
ues longer than the time constant, causes a false high ~low!
level and transmits a spurious signal to the next node. A
correct level restored at the shifted timing will confuse the
subsequent logic operation and possibly cause a circuit error.
Thus, we assume two points. One is that the circuit node
is charged up or discharged through effective resistors, and is
clamped to a fixed potential level except for the short tran-
sition time. The other is that a circuit error is generated when
a level fluctuation larger than V/2 continues longer than the
time constant of the node. The discussion is not restricted to
the CMOS circuit but applies to any digital circuits where
these two points are satisfied.
B. Thermal noise
Microscopically, the effective resistor that constitutes
the circuit includes quite a large number of carriers inside,
and the velocity u of these carriers at a given instant t is
distributed according to Maxwell’s law of velocity distribu-
tion ~Gaussian distribution!. The current I through the resis-
tor is expressed as
I5
1
L ( qux , ~1!
where the x direction is along the current flow, L is the
length of the resistor, q is the carrier charge, and the sum-
mation is over all the carriers in the resistor. I is a stochastic
quantity because it depends on the distribution of ux . When
node N is clamped to a potential level, the mean value of I is
0 but it is distributed around the value due to the stochastic
distribution of ux . Since the velocity of each carrier perpetu-
ally changes due to scattering, I fluctuates within the distri-
bution and forms a time series I(t), the thermal noise. Since
a linear combination of quantities obeying the Gaussian dis-
FIG. 3. An equivalent circuit of circuit node N , whose potential is clamped
to the GND level. I(t) is the thermal noise expressed by a current source
and v(t) is the level fluctuation due to it.o AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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is distributed according to the Gaussian distribution.
I(t) brings about the potential fluctuation v(t) at node
N . The magnitude of v(t) is evaluated by use of the equiva-
lent circuit in Fig. 3.11 Assuming a sufficiently long obser-
vation time T , we expand the time series I(t) in a Fourier
series,
I~ t !5 (
n51
`
@Ic~vn!cos vnt1Is~vn!sin vnt# , 0<t,T ,
~2!Downloaded 16 Apr 2007 to 130.158.56.189. Redistribution subject twhere
Ic~vn!5
2
T E0
T
I~ t !cos vntdt , ~3!
Is~vn!5
2
T E0
T
I~ t !sin vntdt , ~4!
and vn52pn/T . The direct current component with vn
50 vanishes. Then, we obtain the expression of v(t) after a
straightforward manipulation,v~ t !5 (
n51
` Ri$@Ic~vn!2RiCivnIs~vn!#cos vnt1@Is~vn!1RiCivnIc~vn!#sin vnt%
11Ri
2Ci
2vn
2 , 0<t,T . ~5!
The Fourier components of v(t) within 0<vn<2p/RoCo constitute the potential fluctuation v˜(t) that lasts longer than RoCo ,
and hence, may cause a circuit error. Those with vn.2p/RoCo are innocent and can be ignored. More precisely, a circuit
error results when
v˜~ t !5 (
0,vn<2p/RoCo
Ri$@Ic~vn!2RiCivnIs~vn!#cos vnt1@Is~vn!1RiCivnIc~vn!#sin vnt%
11Ri
2Ci
2vn
2 , 0<t,T , ~6!exceeds V/2 in a node clamped to GND, or 2v˜(t) exceeds
V/2 in a node clamped to V . These two cases are equivalent
due to the symmetrical distribution of v˜(t), and the circuit
error probability is given by the probability that v˜(t) exceeds
V/2. Since I(t) obeys the Gaussian distribution, we can con-
clude that Ic(vn) and Is(vn), and hence, v(t) and v˜(t) obey
the Gaussian distribution. The mean value ^v˜(t)& vanishes,
and we need to evaluate the variance ^v˜(t)2&. If we desig-
nate the power spectrum of I(t) by
SI~ f !5 lim
T!`
T
2 ^uIc~vn!u
21uIs~vn!u2&, ~7!
where f is the frequency, then the power spectrum of v(t)
denoted by Sv( f ) is given by
Sv~ f !5
Ri
2
11~2p f RiCi!2 SI~ f !, ~8!
as is suggested by Eq. ~5!. Hence, that of v˜(t), denoted by
S v˜( f ), is expressed by
S v˜~ f !5Sv~ f !, 0< f <
1
RoCo
,
50,
1
RoCo
, f . ~9!
According to the general theory of thermal noise, we have12
SI~ f !5
4
Ri
h f S 12 1 1exp~h f /kT !21 D , ~10!
where h is the Planck constant. Even if the circuit operation
frequency is as high as f '1012 Hz, Eq. ~10! can be reducedto the Nyquist’s formula SI( f )54kT/Ri with sufficient ac-
curacy. The variance of v˜(t), denoted by s2, is evaluated by
the Wiener–Khinchin’s theorem as
s25^v˜~ t !2&5E
0
`
S v˜~ f !d f 5
2kT
pCi
tan21S 2p RiCiRoCoD .
~11!
Let us introduce a normal distribution of v˜(t) with the mean
value 0 and variance s2, f (v˜,s). Then, the circuit error
probability p at node N is given by
p5E1
2V
`
f ~v˜,s!dv˜
5
1
2 erfc
XApCiV216kT F tan21S 2p RiCiRoCoD G21C, ~12!
where erfc(x) is the complementary error function. The quan-
tity CiV2 is equal to rRii2dt , the energy consumed at node
N during a cycle of charging and discharging, and will be
referred to as the node energy hereafter. The directly flowing
current from the supply source to GND is neglected consid-
ering the ideal transfer characteristics in Fig. 2. Notice that
this quantity is nothing but the dissipation per logical switch-
ing, and is equal to the well-known figure of merit called the
power-delay product. We can assume RiCi5RoCo consider-
ing the optimization of the circuit delay without loss of gen-
erality, and the argument of the complementary error func-
tion is reduced to 0.373ACiV2/(kT). Equation ~12! allows
us to derive the relation between the node energy CiV2 and
the circuit error probability p as is plotted in Fig. 4. The
parameter is the temperature. We need CiV2 to be around 10o AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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'Ap21@exp(2x2)/x# for x@1, the CiV22p relation is ap-
proximated by an asymptotic expression
CiV257.2kT@erfc21~2p !#2
'7.2kT lnS 1p D23.6kT lnF lnS 1p D G
23.6kT ln~4p!, ~13!
for a sufficiently small value of p . In the three terms on the
right-hand side, the first one is dominant.
Note that the quantity p mentioned above is the prob-
ability of a circuit error occurrence at the node during the
time constant, and the influence of the pileup of past errors is
not included. The past error will be cleared in succeeding
periods after the noise pulse is removed.
C. System reliability and device scaling limit
Generally, requests to the error probability of each cir-
cuit node come from the specification about the reliability of
the total system. We assume that an information processing
system for field use is required to operate without an error
for more than ten years (587 600 hours), i.e., less than 104
FIT level. Let us take up a large system that includes about
1010 gates and is operated with a high clock frequency of 10
GHz. These values are practical as a future system in view of
the proposed semiconductor development trend.13 The error
occurrence at each gate has to be less than 1 per 331028
clock periods. By recalling that each gate is equivalent to the
inverter circuit in the previous subsection, and regarding the
clock period as the time constant of the node, the require-
ment to the error probability of a circuit node amounts to p
,3310229. It is unnecessary to discuss the working ratio
because all of the circuit node, both data-retaining and the
actively operating, need to be considered. According to Fig.
4, this demands the node energy to be larger than 11.6 eV
~3.0 eV! in the room-temperature ~77 K! operation of the
system. Or in other words, these values are 1.86 aJ ~0.48 aJ!
for room-temperature ~77 K! operation in the usual expres-
sion of the power-delay product. Notice that a far larger
value is required compared with the bare kT . This is because
the small p means to endure an accidental voltage fluctuation
FIG. 4. The minimal node energy ~the energy dissipated per logic switching
at a node! necessary to suppress the error probability to less than p . The
parameter is temperature.Downloaded 16 Apr 2007 to 130.158.56.189. Redistribution subject tas large as 11s, and the node energy is proportional to the
square of the supply voltage that overcomes the fluctuation.
One may doubt that such an extremely rare case of 11s has
a practical physical meaning that has to be considered. A
fluctuation as large as 11s is visualized in the following
example. Suppose that a small effective resistor includes 500
electrons. On the average, the number of electrons running in
the right direction and that in the left direction are the same,
and 250 each. The 11s deviation means that three-quarter of
500 electrons are running in one direction and one-quarter in
the opposite direction. Such a situation is extremely rare, but
by no means impossible.
These values set a lower bound to the power consump-
tion of the total system. The power consumption of the above
example is inevitably larger than 1.9 W ~0.5 W! in room
temperature ~at 77 K!, with a working ratio of 1%. The re-
quired value of p strongly depends on the size of the system.
In addition, the use of redundant circuits for error correction
greatly relaxes the requirement. In actuality, a majority of
circuit nodes in a system may inevitably have far larger node
energies due to undesired parasitic capacitance, and only a
fraction has a critical node energy effectively reducing the
system size to be considered. However, Fig. 4 shows that a
node energy of several to 10 eV per node is still necessary
even if p is relaxed by many orders of magnitude. Rather, we
had better say that some 10 eV is required irrespective of the
system size.
III. DISCUSSION
The lower limit of the node energy necessarily influ-
ences the downsizing of devices. Let us compare the above
result with the trend of device size scaling. Figure 5 shows
the node energy reduction as a function of the device feature
size. The node energy is estimated as the fan-out times
C trV2, where C tr is the capacitance of the minimum width
transistor of the feature size and a mean fan-out of 3 is as-
sumed here. The open circles show dynamic random access
memory ~DRAM! generations from 16 kbit to 64 Mbit, and
the filled circles show the United States Semiconductor
Roadmap.13 The dashed line shows the minimal node energy
FIG. 5. The node energy reduction as a function of device feature size. The
open circle is the past DRAM development trend from 16 kbit to 64 Mbit
size. The filled circle is the device size trend from 1995 to 2010 proposed by
the U.S. Semiconductor Roadmap ~Ref. 13!. The dashed line is the device
scaling limit proposed by the present theory.o AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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MOS LSI device size lies around 10–20 nm.
In contrast to the static circuitry where the node level is
clamped to external potentials, such a node level fluctuation
is absent in dynamic circuitry where an internal circuit node
is charged on switching and then isolated. A circuit error due
to the thermal noise fluctuation may creep in only during the
logical switching, and all other nodes passively retaining in-
formation are protected from error occurrence. It is possible
to reduce the number of circuit nodes statically retaining in-
formation with the use of a dynamic circuitry technique, al-
though some other troublesome aspects like the refresh op-
eration have to be taken up. If the whole circuitry could be
replaced by the dynamic one, the effective system size ex-
posed to the thermal noise would be reduced by a factor of
the working ratio, and hence, the required magnitude of p
would be multiplied by the inverse of the factor. However,
the working ratio of 1% assumed in the above example re-
duces the required node energy by only 0.9 eV or less. No-
tice that the relaxation of the scaling limit by the use of
dynamic circuitry is far from remarkable.
The maximal value of p in a binary digital circuit is 1/2,
and the corresponding value of CiV2 is estimated to be 0 in
Eq. ~12!. Notice that the entropy increase k ln 2 due to logi-
cal switching is not included in the present theory.
The supply voltage will be gradually lowered from the
present 5 V to around 0.1 V in the far future. The relation
CV25QV where Q is the necessary charge for switching a
node, shows that minimal Q requires a few electrons for the
present to around 100 electrons for the future low supply
voltage. We can expect that single electronics will be im-
probable and multielectronics will be inevitable in the future,
as long as we use the circuitry employed in the present inte-
grated electronics.
It is interesting to compare our result with the fundamen-
tal theories introduced in Sec. I. Our result claims that a
larger dissipation is required as the reliability of the total
system is improved, and the dissipation–reliability relation is
approximated by Eq. ~13!, where 1/p is the reliability. These
points have a similarity to the Brillouin–Neyman theory.8,9
However, the Brillouin theory expects that the minimal dis-
sipation for the case p51/2 is kT ln 2, whereas our result is
0. Brillouin assumes that the distribution of the noise fluc-
tuation is the Boltzmann distribution on non-negative energy
levels of a harmonic oscillator, whereas we assume it is the
Gaussian distribution of the voltage with a mean value 0.
The numerical factor 7.2 in Eq. ~13!, which stands for
(16/p) tan21(2pRiCi /RoCo), is also different. The factor
controls the coupling between the unit circuits, and properly
influences the error probability of the operation. There is an
essential difference in spite of the apparent similarity. Our
result expects far larger dissipation compared with funda-
mental theories. The electronic circuits used in the present-
day integrated systems perform the irreversible information
processing with considerable high speed. It is not surprising
that the maximal performance anticipated by ideal funda-
mental theories cannot be attained due to lots of practical
restrictions.Downloaded 16 Apr 2007 to 130.158.56.189. Redistribution subject tIV. CONCLUSION
Circuit nodes that are either clamped to a potential level
or under logical switching operation suffer from level fluc-
tuations due to thermal noise. The probability distribution of
the fluctuation amplitude obeys the Gaussian distribution. If
a sufficiently large fluctuation lasts for a longer period than
the circuit time constant, the accidental level change due to
fluctuation is transferred to the next node as a spurious signal
and causes a circuit error at the output. The probability of
such an error occurrence strongly depends on the value of the
node energy CV2, the energy dissipated per switching. This
value is equal to the well-known figure of merit of the cir-
cuit, the power-delay product. In order to reduce the prob-
ability of error occurrence at a circuit node less than a certain
level, the level fluctuation should be suppressed accordingly
and the node energy must be larger than a certain value. A
request on reliability of the total system naturally introduces
the maximal error probability allowed in internal circuit
nodes, and hence, leads to the lower bound of the node en-
ergy CV2. In ultralarge systems in the future, this lower
bound will amount to around 12 eV ~or 2 aJ in terms of the
power-delay product!, which is far larger than bare kT . The
lower bound of the node energy at the same time gives the
lower bound of the power consumption of the total system.
The downsizing of devices in LSI brings about a rapid de-
crease of the node energy of the circuit. The request on reli-
ability of the total logic system will establish the lower limit
to the downsizing of devices. The above result, as well as the
MOS device scaling trend, indicate that the lower limit of
device size in MOS LSI lies around 10–20 nm. Note that the
scaling limit of a device is not a constant but depends on the
required reliability of the total system. The lower bound of
the node energy also implies that single electronics will be
improbable and multielectronics will be inevitable in future
ultrahigh integrated systems as long as the present style digi-
tal circuitry is employed. Single-electron transistor circuits
based on the Coulomb blockade should be discussed sepa-
rately.
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